



# POWER PAVILION PUFF INTEL SKL / KABY -H SYSTEM DIAGRAM

01







**H\_PECI (50ohm)**  
Trace Length: <0.5 inches  
Ra,Ca need placement close to PCH.



**PROCHOT# (50ohm)**  
Trace Length <11 inches  
Cb need placement near VR





**CPU\_PLTRST# (50ohm)**  
Trace Length: 10~17 inches





## SKYLAKE Processor (CLK,MISC,JTAG)

**Host CLK:**  
Trace length < 11000 mils  
Trace spacing = 15 / 20 mils, Impedence 90 ohm




**PM\_SYNC (50ohm)**  
Trace Length: 1~11.25 inches



**Design Note(CFG\_RCOMP):**  
DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)


## Processor pull-up (CPU)



## CPU CORE SVID

Layout note:  
1.Need routing together  
2.ALERT need between CLK and DATA.

PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE



CLOSE TO CPU  
PLACE THE PU RESISTORS




CLOSE TO CPU  
PLACE THE PU RESISTORS




**PROCPWRGD (50ohm)**  
Trace Length: 1~11.25 inches



**THERMTRIP# (50ohm)**  
Trace Length: 1.1~12 inches  
Rb need placement near PCH




**Ra(R10804) Not install in SKL-H**




## HWPD

Ra close to CPU side  
H\_VCCST\_PWRGD trace 0.3" - 1.5"



## CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A




PROJECT : G35		
Quanta Computer Inc.		
Size Custom	Document Number	Rev 1A
	02 - SKL 1/7 (JTAG/MISC)	
Date: Monday, November 30, 2015	Sheet	2 of 51









## SKYLAKE Processor (DDR4)






	+VCC_CORE	7,43,44
	+1.2VSUS	2,6,10,17,18,42,48,51

[illegible]




Follow SKL H EDS page 135 45W: VDDQ=2.8A






Follow SKL H EDS page 131 to 45W(GT2): VCC\_CORE=68A






## SKL-HProcessor (GND)



## SKL-H Processor (RESERVED, CFG)




## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board

0 Enable: SET DFX ENABLED BIT IN DEBUG

**1 , Disable;**









**PROJECT : G35**  
Quanta Computer Inc.

Size Custom	Document Number 08 -- SKL 7/7 (GND)	Re 1
Date: Monday, November 30, 2015		Sheet 8 of 51











HSIO MUX PORT	
PCIE1-4	NC
PCIE5	Cardreader
PCIE6	Wlan
PCIE7	Lan
PCIE8	NC
PCIE9/SATA0A	SSD PCIE * 4
PCIE10	
PCIE11	
PCIE12	
PCIE13	NC
PCIE14	NC
PCIE15	HDD
PCIE16	NC
PCIE17	NC
PCIE18-20	NC


SSD PCIE x4 LANE

Modify 1005 Change HDD SATA Port2 to port1B

HDD1 (SATA1B 6Gb/s)


SSD PCIE x4 LANE

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-H needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-H.




Crystal Components with Surrounding 10 mil Wide GND Shield Trace  
Break Out: 4-10 mil Wide GND Shield Trace

### RTC Clock 32.768KHz



32.768KHz  
BG332768453 CRYSTAL SMD 32.768KHZ(+/-20PPM,12.5PF)  
footprint: xtl-3\_2X1\_5-2\_5-0\_8h




SSD PCIE x4 LANE

SSD PCIE x4 LANE

ODD (SATA2 3.0Gb/s)

HDD2 (SATA3 6Gb/s)



For SSD Det (SATA0A)


GP1035:  
SSD SATA IF => High  
SSD PCIE IF => Low

PCH\_DPST\_PWM 26  
PCH\_LVDS\_BLOW 26  
PCH\_DISP\_ON 26  
PCH\_THRMTRIP# 2,5,37  
PCH\_SYNC 2  
CPU\_PLTRSTW 2  
H\_PM\_DOWN 2  
R143 \*10K\_4

Card Reader  
WLAN  
LAN  
VGA  
SSD

BOM:DIS only



BOM:SSD only




PROJECT : G35  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	11 - PCH 3/7 (SATA/LPC/CLK)	1A
Date:	Monday, November 30, 2015	Sheet 11 of 51






**Place to TOP**




Vender	Size	P/N
EON	8MB	AKE3EZNOQ01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGNOQ01 (GD25B64BSIGR)
Socket		DFHS08FS023


**NO REBOOT IF SAMPLED HIGH**  
HIGH: TOP SWAP ENABLED (CRB)  
LOW: Disable "No Reboot" mode. (Default)




**ESPI/LPC SELECT STRAP**  
HIGH: ESPI is selected for EC.  
LOW: LPC is selected for EC. (Default)



**TOP SWAP OVERRIDE STRAP**  
HIGH: TOP SWAP ENABLED (CRB)  
LOW: TOP SWAP DISABLED (DEFAULT)



**TLS CONFIDENTIALITY ENABLED**  
HIGH: T Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). (CRB)  
LOW: Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)




**RESERVED**  
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.




**PCH Strap Pin**

**BOOT SELECT STRAP**  
HIGH: LPC  
LOW: SPI. (Default)



**TLS CONFIDENTIALITY ENABLED**  
HIGH: Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. (CRB)  
LOW: security measures defined in the Flash Descriptor. (Default)




**RESERVED**  
This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




**RESERVED**  
This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




**RESERVED**  
This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




**ESPI FLASH SHARING MODE**  
HIGH: SLAVE ATTACHED FLASH SHARING  
LOW: 0: MASTER ATTACHED FLASH SHARING  
This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.




**DFX TEST MODE QUALIFIER FOR OTHER DFX STRAP WHEN SAMPLED LOW**



**DFX TEST MODE**  
XTAL INPUT IS SINGLE ENDED IF SAMPLED LOW ELSE DIFFERENTIAL



**RING OSCILLATOR BYPASS**



**XTAL INPUT FREQUENCY[0]**



**XTAL INPUT FREQUENCY[1]**




**PROJECT : G35**  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	12 -- PCH 4/7 (GPIO/MISC)	1A
Date: Monday, November 30, 2015	Sheet 12 of 51	




## 1124 Add SPK ID for Smart amp feature



Model	BOARD_ID[8:7] ID8;ID7	BOARD_ID[6:5] ID6;ID5	Board ID [4:3] ID4;ID3	BOARD_ID[2:1] ID2;ID1	BOARD_ID0 ID0
Definition	00 Non 3D SKU 01 3D SKU	00 Reserve	00 Reserve	00 15" 01 17" 10 17" SP	0 : UMA 1 : DIS


This signal has a weak internal pull-down.  
0 = Port C and D is not detected.  
1 = Port C and D is detected.




















**Place these Caps near So-Dimm0.**












 +1.2VSUS    2,6,10,18,42,48,51  
 +3V    5,9,10,11,12,13,14,16,18,19,22,26,27,28,29,30,32,33,34,35,36,37,38,43,46














If stuff Da,Db,Ra,Rb, do not stuff Ua,Ub,Ca,Cb,Rc,Rd



GPU type	Part Number	Part Description	Where Used
N16P-GT	AJ0N16P0T05	IC CTRL(908P)N16P-GT-A2(BGA)TOPBSQ	G35A
	AJ0N16P0T06	IC CTRL(908P)N16P-GT-A2(BGA)QBCON	
N16P-GX	AJ0N16P0T14	IC CTRL(908P)N16P-GX-A2(BGA)TOPBSQ	G35A / G37A
	AJ0N16P0T15	IC CTRL(908P)N16P-GX-A2(BGA)QBCON	
N16E-GR	AJ0N16E0T02	IC CTRL(908P)N16E-GR-A1(BGA)TOPBSQ	G35A / G37A
	AJ0N16E0T03	IC CTRL(908P)N16E-GR-A1(BGA)QBCON	













+3V_GFX	19,21,22,23,49,51
+1.35V_GFX	23,24,25,50
+1.05V_GFX	19,21,23,51
NV_PLLVDD	21





+1.05V\_GFX 19,20,23,51  
NV\_PLLVDD 20





GPU Netname	N16P-GT	N16P-GX	N16E-GR
ROM_SO	4.99K PD	4.99K PD	4.99K PD
ROM_SCLK	4.99K PD	4.99K PD	4.99K PD
STRAP0	49.9K PU	49.9K PU	49.9K PU
STRAP1	NC	NC	NC
STRAP2	NC	NC	NC
STRAP3	NC	NC	NC
STRAP4	NC	NC	NC

VRAM Table of N16P-GT		N16P-GT device ID = 0x139A		
Vendor	TOP B/S	Mfr. P/N	SIZE	ROM_SI
	QBCON			
Hynix	AKG5PWUTW19	H5GC4H24AJR-T2C	256Mx16	0x6
	AKG5PWUTW20			0110 PD 34.8K
Micron	AKG5PWOTL05	EDW4032BABG-60-F-R	256Mx16	0x4
	AKG5PWOTL06			0100 PD 24.9K

Signal	Resistor	Value	Power
GPU_EVENT#	R1042	10K	4
VGA_OVT#	R1043	10K	4
ALERT	R1044	10K	4
PWR_LEVEL	R1045	10K	4
+3V_MAIN_EN	R1046	10K	4
SYS_PEX_RST_MON#	R1047	10K	4
GPU_PEX_RST_HOLD#	R1048	10K	4

GPIO10\_VREF R1049 100K/F 4  
JTAG\_TRST# R1050 10K 4  
GC6\_FB\_EN R1051 10K 4

TP1002 AM10  
TP1003 AP11  
TP1004 AM11  
TP1005 AP12  
JTAG TRST# AN11

The schematic diagram illustrates the I2C bus connection for the ADXL345. The ADXL345 is a 6-pin component. Pin 1 (GND) is connected to ground. Pin 2 (VCC) is connected to a 3.3V supply. Pin 3 (I2C\_SCL) is connected to pin R7 of the R1053/R1054 divider. Pin 4 (I2C\_SDA) is connected to pin R6 of the R1053/R1054 divider. Pin 5 (I2C\_SCL) is connected to pin R2 of the R1055/R1056 divider. Pin 6 (I2C\_SDA) is connected to pin R3 of the R1055/R1056 divider. The R1053/R1054 divider consists of two 1.8K resistors in series between 3.3V and ground, with the midpoint connected to the I2C\_SCL pin. The R1055/R1056 divider consists of two 1.8K resistors in series between 3.3V and ground, with the midpoint connected to the I2C\_SDA pin. The I2C\_SCL and I2C\_SDA pins are also connected to the R1053/R1054 and R1055/R1056 dividers respectively.

AON

R1059  
\*40.2K/F\_4

J1

R1063  
40.2K/F\_4

STRAP0	J2
STRAP1	J7
STRAP2	J6
STRAP3	J5
STRAP4	J3

U1001E N18F-GB-A1		
[MIOA]		
[MIOB]		
JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO JTAG_TRST_N  I2CB_SCL I2CB_SDA  I2CC_SCL I2CC_SDA  I2CS_SCL I2CS_SDA  THERMDP THERMDN	[MISC_GPIO/I2C/JTAG/THER]	GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21
STRAP0 STRAP1 STRAP2 STRAP3 STRAP4	[MISC2_ROM]	ROM_SCLK ROM_CS_N ROM_SIO ROM_SIO
MULTISTRAP_REF_GND		BUFRST_N
CEC		

GPU\_EVENT# should be connected to PCH GPIO pin for GC6 2.0 function.

GPU\_EVENT# GPU 2 1 +3V MAIN\_EN 49, 9,12

VSA\_OVT# D1001 RB500V-40 GPU\_EVENT#

ALERT# D1002 RB500V-40 GPU\_VID 24

GPIO10\_VREF D1002 RB500V-40 GPU\_VID 24

PWR\_LEVEL D1002 RB500V-40 +3V\_AON

R1057 10K 4 +3V\_AON

R8567 0.4 HDMI\_HPD\_GPU

GPU\_PEX\_RST\_HOLD# 19 R8568

11/04 modify for HDMI2.0

+3V\_AON

ROM\_SCLK

ROM\_SI

ROM\_SO

L2

L3

R1064

0.4

SYS\_PEX\_RST\_MON#

19 +3V\_AON

R1066

10K\_4

1129 Change R1066 from 10K\_4 to 10K\_10

The schematic diagram illustrates the Gfx SMBus Isolation circuit. It features two N-channel MOSFETs, Q1000 and Q1003, which are used to isolate the Gfx SMBus signals from the VGA\_OV/T# signal. Q1000 is connected to the VGA\_OV/T# signal, and Q1003 is connected to the Gfx SCL and Gfx SDA signals. The circuit includes a +3V\_AON power supply, a 0.4 ohm resistor R1060, and various test points and labels like PEXG\_RST#, DGPU\_OV/T#, GPU\_T\_CLK, and GPU\_T\_DATA.

If stuff Da,Ra,\*BAT54CW-7-F, do not stuff Ua,Ca

GC6\_FB\_EN

DGPU\_VC\_EN

D1003  
\*BAT54CW-7-F

Da

R1123

Ra

\*100K/F\_4

DGPU\_FB\_EN

DGPU\_VC\_EN

GC6\_FB\_EN

U1003  
NL7SZ32DFT2G

Ua

Ca

R1058

\*10K\_4

+3V


C1067  
0.1u/16V\_4

50

37

TA

37




	<b>PROJECT : G35</b> Quanta Computer Inc.		
	Size Custom	Document Number N16P-GX/GT - 4/5 (MISC)	Rev 1A
	Date: Monday, November 30, 2015	Sheet 22 of 51	



+3V\_AON 19,22,27,51  
+3V\_GFX 19,20,21,22,49,51  
+1.35V\_GFX 20,24,25,50  
+1.05V\_GFX 19,20,21,51  
+VGACORE 49

23

VDD/XVDD : 62A




GPU BOM:

N16E-GR: Ca Unstuff, Cb Stuff (Default)  
N16P-GX/GT/N16S-GTR-B: Ca change 4.7u stuff, Cb unstuff








4.7 uF : CH5471K9E07 CAP CHIP  
4.7U 6.3V(+10%,X5R,0603)

For meet Power down sequence for +3V\_GFX



1127 Change C1108 from I to NI  
for GPU PWR sequence






GDDBS Mode H Mapping		
< 0-31	< 32-63	Memory
CM01	CM016	CS*
CM01	CM017	A3_BA3
CM02	CM018	A2_BA0
CM03	CM019	A4_BA2
CM04	CM020	A5_BA1
CM05	CM021	WE*
CM06	CM022	A7_A8
CM07	CM023	A6_A11
CM08	CM024	AB1*
CM09	CM025	A12_RFU
CM10	CM026	A0_A10
CM11	CM027	A1_A9
CM12	CM028	RAS*
CM13	CM029	RST*
CM14	CM030	CKE*
CM15	CM031	CAS*




**N16S-GTR-B: unstuff VRAM**  
**N16P-GX/GT/N16E-GR: stuff VRAM (Default)**

**MF=0 Non-mirrored**




**N16S-GTR-B: unstuff VRAM**  
**N16P-GX/GT/N16E-GR: stuff VRAM (Default)**



**N16S-GTR-B: unstuff VRAM**  
**N16P-GX/GT/N16E-GR: stuff VRAM (Default)**

**MF=0 Non-mirrored**



**DDR5 Mode H Mapping**

< 0-31 >	< 32-63 >	Memory
CHD0	CHD16	CS*
CHD1	CHD17	A3_BA3
CHD2	CHD18	A2_BA0
CHD3	CHD19	A4_BA2
CHD4	CHD20	A5_BA1
CHD5	CHD21	WE*
CHD6	CHD22	A7_A8
CHD7	CHD23	A6_A11
CHD8	CHD24	ABT*
CHD9	CHD25	A12_RP0
CHD10	CHD26	A0_A10
CHD11	CHD27	A1_A9
CHD12	CHD28	RAS*
CHD13	CHD29	RST*
CHD14	CHD30	CKE*
CHD15	CHD31	CAS*





**PROJECT : G35**  
**Quanta Computer Inc.**



Size Document Number  
**N16P-GX/GT DDR5 VRAM 2/2**  
 14 Rev  
 Monda December 30, 2015 BSheet 25



## LID Switch





## ***Touch screen***




**eDP Conn.**




## TS USB Interface



	<b>PROJECT : G35</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>LCD CONN/LID/CAM</b>	Rev 1A
	Date: Mon/Fri, November 30, 2015   Sheet 26 of 51		




**27**




The schematic diagram illustrates the HDMIP pull-up circuit. A +3V\_AON supply is connected to a network of resistors and capacitors. A 2N7002K MOSFET is used as a switch, controlled by the DGPU\_CL\_HDMIP signal. The circuit includes resistors R7741 (1M), R7728 (499F), R7729 (499F), R7730 (499F), R7733 (499F), R7734 (499F), R7737 (499F), and R7738 (499F). A capacitor C7728 (0.1uF) is connected to ground. The output of the circuit is connected to TX2\_HDMI+, TX1\_HDMI+, TX0\_HDMI+, TXC\_HDMI+, and TXC\_HDMI-.

Pin	Signal	Function	IO Type	IO Voltage	IO Width	Notes
21	GPU_D0	C7723	0.1U/16V	4		TX0 HDMI+
21	GPU_D0#	C7724	0.1U/16V	4		TX0 HDMI-
21	GPU_D1	C7721	0.1U/16V	4		TX1 HDMI+
21	GPU_D1#	C7722	0.1U/16V	4		TX1 HDMI-
21	GPU_D2	C7725	0.1U/16V	4		TX2 HDMI+
21	GPU_D2#	C7726	0.1U/16V	4		TX2 HDMI-
21	GPU_CLK	C7727	0.1U/16V	4		TXC HDMI+
21	GPU_CLK#	C7729	0.1U/16V	4		TXC HDMI-
21	GPU_DDCCLK					
21	GPU_DDCDATA					



Close to HDMI connector

[illegible]

0925 Del Net HDMI\_DET\_C




**PROJECT : G35**  
Quanta Computer Inc.

Size Custom	Document Number <b>27 -- HDMI/HDMI REDRIVER</b>	Rev 1A
Date: Monday, November 30, 2015	Sheet 27of	51












## HOLE







## USB 2.0/3.0 Combo



## ESD





## UART for Win7 WHQL DEBUG




## Daughter Board

1123 Add PWR LED MOS Circuit





### 3D Camera Conn.



## USB3.0 Re-driver IC

1123 Change UB3 re driver power rail from +1.8V\_DEEP\_SUS to +1.8V

driver IC

+1.8V

U7504

OUT+ 1 USB30 TX4+ DC C C7917 0.1u/16V 4 USB3 SSTX+

OUT- 2 USB30 TX4- DC C C7918 0.1u/16V 4 USB3 SSTX-

(1V8) 3

4 USB30 RX4+ DC C R7528 0.4 USB3 SSRX+

1123 Change UB3 re driver power rail from +1.8V\_DEEP\_SUS to +1.8V


+1.8V

R7526 0.4 R7527 8.4

R7530 0.4 R7531 0.4

CS 0.0


```
1123 Change UB3 re driver power rail
from +1.8V_DEEP_SUS to +1.8V
```



State	Channel type	Pin C1 state	Channel B	Channel A	
			EQ[1]	DE[2]	OS[2]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

State	Channel type	Pin C2 state	Channel A	Channel B	
			EQ[3]	DE[3]	OS[3]
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V



Layout Notes:  
Stubs Trace less than 150mil










# HDD

## SATA LED




For ICT review only









## TPM (2.0)




## Accelerometer Sensor



## IR CAM










1015 Add IR CAM circuit

		<b>PROJECT : G35</b>	
Quanta Computer Inc.			
34 - TPM Sensor	Document Number	1	Rev
Monday, November 30, 2015	34	51	
Date:	Sheet	of	




Stuff La, Ca ,Cb





5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,37,38,43,46,49

+3V




Close to chip pin

Close to chip


Close to CONN

11/ 30 change to 22 ohm &amp; stuff 5.6p for EMI request



SP1	SD_D1	
SP2	SD_D0	MS_D1
SP3	SD_CLK	MS_D0
SP4	SD_CMD	MS_D2
SP5	SD_D3	MS_D3
SP6	SD_D2	MS_CLK
SP7	SD_WP	MS_DS

Share Pin  
SD / MMC

11/ 23 change pin define










### Adapter select for EC



	Ra	Rb	ADAPTER_SEL_EC	BOM
200W	10K(CS31002FB26)	100K (CS41002FB28)	3V	
150W	10K(CS31002FB26)	27.4K(CS32742FB14)	2.42V	
120W	10K(CS31002FB26)	12.1K(CS31212FB28)	1.8V	DIS
90W	10K(CS31002FB26)	6.2K(CS26202FB17)	1.26V	UMA
65W	10K(CS31002FB26)	2.2K(CS22202FB08)	0.59V	
45W	NC	10K(CS31002FB26)	0V	

### Adapter Type check



	AC_PRESENT_EC	H_PROCHOT#_EC	H_PROCHOT#
AC IN: AC mode Operation	H	L	<b>H</b>
AC remove: AC mode to DC mode	L	L	<b>L</b>
DC mode recover from PROCHOT	L	H	<b>H</b>




**PROJECT : G35**  
Quanta Computer Inc.


Size Custom	Document Number <b>37 -- EC (IT8987)</b>	Rev 1A
Date: Monday, November 30, 2015	Sheet 37 of	51




KEYBOARD Con.




KEYBOARD PULL-UP




KB LIGHT CONN




Touch Pad Connector



FAN







**PROJECT : G35**  
**Quanta Computer Inc.**


Size	Document Number	Rev
Custom	<b>38 -- KB/TP/FAN/HOLE</b>	1A
Date:	Monday, November 30, 2015	Sheet 38 of 51







For ICT review only












+VIN	26,38,39,40,42,43,44,45,46,47,48,49,50
+3VSS	10,12,14,16,26,33,37,42,46,47,48,51
+5VSS	10,26,28,30,42,43,44,45,46,47,48,49,50,51
+3VPCU	5,10,30,33,37,38,40
+5VPCU	28,40,46,51






	<b>PROJECT : X1F</b> <b>Quanta Computer Inc.</b>		
	Size	Document Number <b>DDR3 (RT8231B)</b>	Rev 1A
Monday, November 30, 2015	Sheet 42 of 51		
















H-line42(35W)  
 TDC:41A  
 Iccmax:55A  
 OCP:68A  
 Loadline = -2.65 mV/A


H-line42(45W)  
 TDC:39A  
 Iccmax:55A  
 OCP:68A  
 Loadline = -2.65 mV/A

H-line42(35W/45W)  
 TDC:10A  
 Iccmax:11A  
 OCP:16A  
 Loadline = -10 mV/A





SI Change



+3V	5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,36,37,38,43,49
+5V	26,27,28,29,31,32,38,49
+3VS5	10,12,14,16,26,33,37,41,42,47,48,51
+5VS5	10,26,28,30,41,42,43,44,45,47,48,49,50,51
+3VSUS	38
+3VLANVCC	35
+5V_CAM	31
+3V_DEEP_SUS	9,10,12,13,14,16,18


**PROJECT : X1F**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Load switch IC (AOZ1331D)</b>	Rev 1A
Date: Monday, November 30, 2015   Sheet 46 of 51		























	Ra	Rb	R1
DDR3 (1.5V)	AOZ2261QI-18	127K	28.7K
DDR3 (1.35V)	AOZ2261QI-18	113K	22K
GDDR5(1.35V)	AOZ2263QI-18	113K	22K

	+VIN	26,38,39,40,41,42,43,44,45,46,47,48,49
	+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,49,51
	+1.35V_GFX	20,23,24,25



[illegible]

	<b>PROJECT : X1Q</b> Quanta Computer Inc.		
	Size Custom	Document Number <b>+3V+1.05V_GFX(AOZ1331DI)</b>	Rev 1A
Date/Monday, November 30, 2015		Sheet 51 of 51	



For ICT review only